Test Index

GATE CS and IT 2015 Paper

© examsnet.com

Question : 55

Total: 65

Consider a non-pipelined processor with a clock rate of 2.5 gigahertz and average cycles per instruction of four. The same processor is upgraded to a pipelined processor with five stages; but due to the internal pipeline delay, the clock speed is reduced to 2 gigahertz. Assume that there are no stalls in the pipeline. The speed up achieved in this pipelined processor is_________.

Your Answer:

Go to Question:

Prev Question

Next Question